

# Structure Changed Cascaded H-Bridge Multilevel Inverter Topology with Reduced Switches

S.Ramya<sup>1</sup>, P.Divya Banu<sup>2</sup>, S.Arumugam<sup>3</sup>, R.Rajendran<sup>4</sup>, G.Sundar<sup>5</sup>

Department of Electrical and Electronics Engineering, Sri Shakthi Institute of Engineering and  
Technology, Coimbatore, TamilNadu, India

## Abstract

Multilevel Inverter widely used in high power industrial applications. This paper presents a new modified cascaded H-Bridge multilevel inverter with reduction of switching component. In traditional CHB inverters required more number of components, it seem to more complex control circuitry and bulky. Since Last few decade the researchers from all over world concentrating to improve the efficiency of Multilevel Inverter such as voltage balancing, reduction in components, modulation methods and control technique etc. The Proposed multilevel inverter output voltage level increasing by using less number of switches driven by the multicarrier modulation techniques. In this paper presents generalized structure, Operation, comparison with other traditional topology, Simulation results with MATLAB/SIMULINK and experimental results.

Index Terms: Cascaded H-Bridge (CHB) inverter, Multicarrier Modulation, Multilevel Inverter, Total Harmonics Distortion(THD).

## 1. INTRODUCTION

The different types cascaded multilevel inverter topology are available. A continuous development of multilevel converter to drive high voltage and high current industrial applications[1]. Nowadays, multilevel inverter are good solutions for power applications due to the fact that they can achieve high power using advanced power semiconductor[1]. However, the main disadvantage of the multilevel inverter more number of voltage level lead to increase the main switches, complexity of control technique and DC link capacitor voltage imbalance .There are several advantages compared with traditional or conventional power conversion methods. In multilevel inverter the isolated DC sources or bank of series capacitors are used. Isolated DC sources are available from the Photovoltaic cell or rectified. output from the three phase main supply. The Photovoltaic power conversion is one of the best suitable applications for cascaded H Bridge multilevel inverter. The smaller voltage level increase to lead the output quality in terms of reduce the voltage stress (dv/dt), Electromagnetic Interference (EMI) and draw input current with low distortion. However these advantages are very attractive to the industrial application and researchers all over the world contributing to improve the performance (control simplification, reduced THD, less number of components and ripple current) of multilevel inverter[1]. Since last decade the interest of the researchers are contributing to further development of a new multilevel converters topology with unique modulation strategies. The researchers from all over world introducing number of recent and advanced multilevel inverters topologies. There are several multilevel converters are commercialized for high power applications such as Flexible AC transmission systems(FACTS) Controllers, Train Traction,Automotive applications, renewable energy power conversion and transmission [2]-[4] etc. Some new multilevel inverter topologies are suggested with different operating methods with reduced switches[5]-[7]. Although the topology required different voltage rating switches compared with conventional CHB topology. It also required the target selection. Different approaches to reach simplified multilevel

converters are proposed and also number researchers are continuous to development of new multi level inverter topologies. Some other multilevel inverters, the [High-Level Multi step Inverter Optimization Using] advantage of requiring the same number of power transistors as the levels generated, and therefore, the semiconductors are reduced by half with respect to the previous topologies. though, it requires more number of switches compare with proposed multilevel inverter. There is also another topology by series / parallel switching the devices the number of voltage level increases which requires more number of switches than the proposed topology for the same levels. Some of the other topologies suffer from the additional components (diodes), complexities of capacitor balancing etc.,

In this paper mainly deal with new multilevel inverter topology is symmetrical topologies with minimum number of switches. There are asymmetrical topologies which require unequal voltage source. The major drawback of asymmetrical topology is various ratings of switches are required[8].




Figure1. General Structure of Cascaded H-Bridge Inverter

By using Multi-winding transformer can generate the multilevel output, more complex and cost of manufacturing the Multi winding transformer is high[9]-[12]. The topology includes with H-Bridge and Auxiliary bidirectional switch, to reduce the power circuit complexity and modulator circuit development[8], Even though the number of switches are more compare with the proposed topology.

## 2. PROPOSED MULTILEVEL INVERTER TOPOLOGY:

### A. General Description:


This topology is a simplified CHB inverter symmetric topology. The main advantage of proposed topology is less number of switches compared with conventional multilevel inverter.

$$\text{Number of Level } (m) = 2n + 1 \dots \dots \dots (1)$$

$$\text{Number of Main Switches (n switch)} = ((m-1)/2) + 4 \dots \dots \dots (2)$$

Where ‘m’ is the number of output voltage level, ‘n’ number DC source switches. Figure.1 shows the general circuit diagram of proposed multilevel inverter. If number levels increases add one switch for each level, simple control circuitry. The Unique modulation strategies are applicable for this topology. The numbers of switches are required for each level and switches can be calculated from the above equations (1) and (2). To get a Positive half, properly turn ON the switches and the current flow from the point A to B will generate a positive polarity, the flow from B to A will generate the negative polarity as shown in Figure 2(a). In general, in order to achieve an equal voltage steps, the equal and same dc source voltage to be use. The unequal Vdc generate the different voltage steps.

There are several multilevel inverters are commercialized for high power applications such as Flexible AC Transmission Systems (FACTS) Controllers, Train Traction, Automotive applications, renewable energy power conversion and transmission etc.



<i>S1</i>	<i>S2</i>	<i>S3</i>	<i>S4</i>	<i>S5</i>	<i>S6</i>	<i>S7</i>	<i>Voltage Level</i>
1	0	1	0	0	0	1	+Vdc
1	0	0	1	0	0	1	+2Vdc
1	0	0	0	1	0	1	+3Vdc
0	0	0	0	0	0	0	0
0	1	1	0	0	1	0	-Vdc
0	1	0	1	0	1	0	-2Vdc
0	1	0	0	1	1	0	-3Vdc

### 3. MODULATION TECHNIQUE:

The proposed system can be run with existing modulation technique Alternative Phase Opposition Disposition (APOD). If  $M=7$  ( $M$  is number of Level) the required carrier waveforms is  $M-1=6$

#### B. Circuit Description:

The following output voltage levels required to generate seven level voltage  $+V_{dc}$ ,  $+2V_{dc}$ ,  $+3V_{dc}$ ,  $0$ ,  $-V_{dc}$ ,  $-2V_{dc}$ ,  $-3V_{dc}$ .

##### (i) Positive Polarity:

For  $V_{dc}$  the  $S_2$ ,  $S_7$ ,  $S_3$  switches are ON. The  $S_1$  is connected in positive terminal of the load and  $S_3$  is connected with negative terminal of the load through  $S_7$ . for  $+2V_{dc}$  and  $+3V_{dc}$ , switches  $S_2$  and  $S_7$  are continuously ON for positive half cycle the switches  $S_4$  and  $S_5$  are Turn ON according to the


##### (ii) Negative Polarity:

For  $-V_{dc}$  the  $S_1$ ,  $S_6$ ,  $S_3$  switches are ON. The  $S_2$  is connected in positive terminal of the load and  $S_3$  is connected with negative terminal of the load through  $S_6$ . Such a way that switches  $S_1$  and  $S_6$  are continuously ON for positive half cycle the switches,  $S_4$  and  $S_5$  are Turn ON according to the PWM signals as shown in Table1. There are several unique carrier based PWM (CBPWM) techniques are available for multilevel inverter. One of the most

common methods is APOD (Alternative Phase Opposition Disposition). APOD carriers in adjacent side are phase shifted by  $180^\circ$  and CBPWM required  $S-1$  triangular carrier waveform and  $S$  is the number of voltage level as shown in Figure 2(d)

### 4. SIMULATION RESULTS:

The simulated 7 level output waveform in figure3.as.,




*(i)Fast Fourier Transform(FFT) :*

FFT is an algorithm to compute the discrete fourier transform (DFT) and Inverse discrete fourier transform(IDFT). A fourier transform converts time to frequency and vice-versa.FFT rapidly such transformations by factorizing the DFT matrix into a product of sparse ( mostly zero) factors.

*(ii)Analysis For Total Harmonic**Distortion(THD) :*

In the Matlab,an option for performing Fast Fourier Transform (FFT) analysis to quantify the THD in the model. By giving, the real values as input to these hardware elements in the model,the real time harmonic distorton is obtained. By doing so, the THD for the proposed model is 21.84 % The THD Analysis by matlab is shown in figure4 as.,

**CONCLUSION**

This paper analyzed new multilevel inverter topology with reduced number of switches shown in figure 2(a) and 2(b). The outputs are verified by hardware setup as shown in figure.

- The Conduction losses will be less, if number of Switches is reduced.
- The size of the multilevel inverter will be compact than other inverters.
- The overall cost will be reduced by reducing the number of main switches.
- The application can be AC drive, Photovoltaic and FACTS devices etc.,

## REFERENCES:

- [1] L.G. Franquelo, J.Rodríguez, J.I.Leon, S. Kouro, R. ortillo, and M.A.M. Prats, “ The age of multilevel converters arrives,”  
*IEEE Industrial Electronics Magazine*, June 2008
- [2] E.Najafi and A.H.M.Yatim, “Design and Implementation of a new multilevel inverter topology,”  
*IEEE Industrial Elelctronics*, volume 59, no.11, Nov 2012.
- [3] L.M Tolbert, F.Z.Peng and T.G Habelter, “Multilevel Converter for large electric drives,” *IEEE Transactions on Industrial Electronics*, Volume 35, no.1, pp.36-44, Jan/Feb.1999
- [4] K.Nakata, K.Nakamura, S.Ito and K.Jinbo, “A three level traction inverter with IGBTs for EMU”,  
in Conference Record of *IEEE Industrial Applications Society(IAS) Annual meeting*, 1994, volume 1,  
pp.667-672
- [5] G.Sundar, S. Rama Reddy, “Digital simulation of Multilevel inverter Based STATCOM”  
published in International Journal of Theoretical and Applied Information Technology, Vol.12,  
No.12, Feb.2010, pp.19-24
- [6] A.Jidin, N.R, N.R, N.R. N.Idris, A.H.M.Yatim, t.Sutikno and E.Elbuluk,” An optimized switching  
strategy for quick dynamic torque control in DTC-hysteresis-based induction machines,” *IEEE  
Transactions on Industrial Electronics*, volume 58, no.8, pp33913400, Aug.2011
- [7] K.Y.Lau, M.F.M.Yousof, S.N.M Arshad, M.Anwari and A.H.M.Yatim, “Performance analysis  
of hybrid photovoltaic/diesel energy under Malaysian condition, *J.Energy*, Volume 35, no.8, pp.  
3245-3255, Aug. 2010.
- [8] M.F. Kangarlu, E.Babaei, “A generalized cascaded multilevel inverter using series connection of  
sub multilevel inverters,” *IEEE Transactions on Power Electronics*, volume 28, no.2, pp.625-636, Feb  
2013.
- [9] G. Sundar, M. Thirunavukkarasu and C. Dhinesh Kumar, “ Ideal Site of Shunt FACTS Devices for  
Power Flow Control in Long Transmission Line” published in the Research Journal of Applied  
Sciences, Engineering and Technology, Vol.9, No.10, 2015, pp.850-855.
- [10] E.Babaei, “A new cascaded multilevel inverter topology with minimum switches,” *IEEE  
Transactions on Power Electronics*. Volume 23, no.6, pp. 2657-2664, Nov.2008
- [11] Gui-Jia Su, “Multilevel DC –Link Inverter”, *IEEE Transactions on Industrial Application*,  
volume 41., no.3., May/June 2005.
- [12] G.Ceglia, V.Guzman, C.Sanchez, F.Ibanez, J.Walter and M.I.Gimenez, “A new simplified  
multilevel inverter topology for DC-AC conversion,” *IEEE Transactions on Power Electronics*,  
volume 21, no.5 sep 2006.